

DEVICE AND METHOD FOR BLOCK CODE ERROR CORRECTION

BACKGROUND OF THE INVENTION

1. Field of the Invention

5 The present invention relates to the technical field of decoders and, more particularly, to a device and method for block code error correction.

2. Description of Related Art

While data is transferring and storing in a DVD system, it is easily damaged by external factors such as scrape or dirty fingerprint on a DVD, 10 access of an equipment misalignment and the like. Many coding techniques have been developed to reduce the possibility of data error. Error Correction Code (ECC) is a generic term for error coding correction, which adds extra redundancy information to original data to form codeword for being written into a storage media subsequently. When reading the 15 codeword stored in the storage media , the most important thing is to convert the codeword back to the original data. Due to the extra redundancy information in the codeword, the reading equipment can understand the original data better and thus obtain higher reliable data after special decoding procedure is performed. It is definite that more 20 redundancy can provide more information to the reading equipment and thus achieve a higher decoding performance. However, this has to sacrifice transmission rate of the data.

The development object of ECC has an important issue on system implementation for a low complicated decoder in addition to assuring

accurate data. In general, decoding block code that is relatively easy is commonly employed in dish-shaped storage. In many ECCs, Reed-Solomon codes have the preferred error correction capability, wherein algebraic structure implied in codeword thereof can be implemented in a decoder easily. Because a DVD has a relatively high physical density on the data storage, a DVD system needs an enhanced capability of error correction because more data stored on the DVD is affected in case of damage. In order to obtain a decoder with excellent error correction performance and low complexity, the DVD system typically employs

5 Reed-Solomon Product Code (RSPC).

10 Reed-Solomon Product Code (RSPC).

FIG. 1 is a coding block format published by DVD specification. As shown, a data frame is a matrix with a width of 12 bytes and a length of 172 bytes, and an error correction code (ECC) block is a matrix with a width of 208 bytes and a length of 182 bytes, which is formed by superimposing 16 data frames plus corresponding redundancy blocks.

15 data frames plus corresponding redundancy blocks.

RSPC coding firstly encodes a matrix in column direction. Each byte of a column is regarded as an element of 2^8 Galois Field (GF) and thus the column can be represented by a polynomial $D_{col}(x)$ in GF. The column redundancy is generated based on the following equation:

20
$$R_{col}(x) = \{D_{col}(x) \cdot x^{16}\} \bmod \{G_{col}(x)\},$$

where $G_{col}(x) = \prod_{k=0}^{15} (x + \alpha^k)$ and α is GF primitive element derived by

$$P(x) = x^8 + x^4 + x^3 + x^2 + 1.$$

Obviously, $R_{col}(x)$ is a 16-th order polynomial. Redundancy for each column can be obtained from the coefficients of $R_{col}(x)$ and is regarded as 16-byte data. Each column redundancy is also referred to as a column parity. After the aforementioned procedure is applied to each 5 column, the redundancy corresponding to each column is obtained, which is indicated by PO in the coding block of FIG. 1.

After all column parities are generated, redundancy $R_{row}(x)$ for each row is subsequently determined. Each byte of a row is regarded as an element of 2^8 Galois Field (GF) and thus the row can be represented by a 10 polynomial $R_{row}(x)$ in GF. The row redundancy is generated based on the following equation:

$$R_{row}(x) = \{D_{row}(x) \cdot x^{10}\} \bmod \{G_{row}(x)\},$$

where $G_{row}(x) = \prod_{k=0}^9 (x + \alpha^k)$;

$R_{row}(x)$ is a 10-th order polynomial. Redundancy for each row can 15 be obtained from the coefficients of $R_{row}(x)$ and is regarded as 10-byte data. Each row redundancy is referred to as a row parity. After the aforementioned procedure is applied to each row, the redundancy corresponding to each row is obtained, which is indicated by PI in the coding block of FIG. 1.

20 Decoding sequence is opposite to the aforementioned coding sequence. Firstly, the row parities are used to decode corresponding rows. Secondly, the column parities are used to decode corresponding columns.

Row coding/decoding blocks closer to communication media are referred to as inner codes and their parities are referred to as inner parity (PI) each. By contrast, column coding/decoding blocks are referred to as outer codes and their parities are referred to as outer parity (PO) each.

5 Erasing addresses can provide more information to a decoder to thus enhance decoding capability. For a DVD system, the encoded codeword is converted by a modulating device from one byte to two bytes, i.e., Eight-to-Sixteen Modulation (ESM). The two bytes are stored in a storage media again. When reading bytes stored in the storage media, a
10 corresponding demodulator is applied. Once the bytes to be read cannot be demodulated properly, it indicates that wrong data is possibly recorded in the corresponding address. In this case, the byte's address is set as an erasing address so that the decoder only needs to compute the address's deviation for error correction while the byte is wrong. Theoretically, the
15 decoder knowing the erasing address can have error correction capability twice than that not knowing the erasing address.

As aforementioned, Reed-Solomon Product Code (RSPC) employed by DVD systems generates parities for columns and rows of a 2D matrix. On decoding, an iterative method is frequently used to increase
20 error correction capability. FIG. 2 is a decoding flowchart using a typical iterative method. As shown in FIG. 2, firstly, row decoding is performed. When a row is properly decoded, all erasing addresses of the row are eliminated; otherwise the erasing addresses of the row are remained to be corrected by next column decoding. Secondly, column decoding is

performed. When a column is properly decoded, all erasing addresses of the column are eliminated; otherwise the erasing addresses of the column still are remained to be corrected by next row decoding. The aforementioned procedure is repeated until parity check is all right; i.e.,

5 decoding is successful. If iteration is met but error correction is not complete, it means that the decoding is failed. Such a decoding is proportional to memory access number, repeat number of decoding iteration, and power consumption; i.e., higher iteration number will consume more power. Therefore, it is desirable to provide an improved

10 device and method to mitigate and/or obviate the aforementioned problems.

SUMMARY OF THE INVENTION

The object of the present invention is to provide a device and method for block code error correction, so as to overcome the problem in decoding success or failure is determined in higher iteration number,

15 thereby reducing power consumption of decoder and related circuits and memory access number.

According to a feature of the present invention, there is provided a method for block code error correction. The block code includes a plurality of data entities in rows and columns. The block code corresponds to an

20 erasing address table and an error table. The erasing address table has a plurality of erasing entities in rows and columns. The error table has a plurality of error entities in rows and columns. The method includes the steps of: inputting a block code and initializing an erasing address table corresponding to the block code; decoding the block code in row direction

based on the erasing address table in order to find data errors on rows and accordingly update an error table corresponding to the block code; updating the erasing address table in row direction according to a first determination principle; decoding the block code in column direction based on the erasing address table in order to find data errors on columns and accordingly update the error table; and updating the erasing address table in column direction according to a second determination principle.

According to another feature of the present invention, there is provided a device for block code error correction. The block code includes a plurality of data entities in rows and columns. The device includes a block code input unit, an erasing address table, an error table and a decoder. The block code input unit is used to input a block code. The erasing address table has a plurality of erasing entities in rows and columns, respectively corresponding to the plurality of data entities of the block code. The error table has a plurality of error entities in rows and columns, respectively corresponding to the plurality of data entities of the block code. The decoder decodes the block code in a row direction based on the erasing address table in order to find data errors on rows and accordingly updates the error table, and updates the erasing address table in the row direction according to a first determination principle. Next, the decoder decodes the block code in a column direction based on the erasing address table in order to find data errors on columns and accordingly updates the error table, and updates the erasing address table in the column direction according to a second determination principle.

Other objects, advantages, and novel features of the invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

5 FIG. 1 is a schematic diagram of a coding block format published by DVD specification;

FIG. 2 is a decoding flowchart using a typical iterative method;

FIG. 3 is a block diagram of a device for block code error correction in accordance with the invention; and

10 FIGS. 4A and 4B illustrate a flowchart of a method for block code error correction in accordance with the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

With reference to FIG. 3, there is shown a block diagram of a device for block code error correction in accordance with the invention. As shown, 15 the device includes a block code input unit 310, an erasing address table 320, an error table 330 and a decoder 340. The block code input unit 310 is used to input a block code 311. The block code 311 includes a plurality of data entities $d(i,j)$ in rows and columns. The erasing address table 320 has a plurality of erasing entities $f(i,j)$ in rows and columns, respectively corresponding to the plurality of data entities $d(i,j)$. The error table 330 has a plurality of error entities $e(i,j)$ in rows and columns, respectively corresponding to the plurality of data entities $d(i,j)$. The decoder 340 decodes the block code in the row direction based on the erasing address table 320 in order to find data errors on rows and accordingly update the

error table 330.

The error table 330 and the erasing address table 320 are defined by the following equations (1) and (2) respectively:

$$e(i, j) : Z_{208}^+ \times Z_{182}^+ \rightarrow GF(2^8) , \quad (1)$$

5 $f(i, j) : Z_{208}^+ \times Z_{182}^+ \rightarrow \{0,1\} \in Z , \quad (2)$

where e is error value obtained by decoding through the decoder 340, which is an element of 2^8 Galois Field (GF); f is used to record an erasing value.

When f is equal to 1, it indicates that the corresponding address is an erasing address. When f is equal to 0, the corresponding address is not an

10 erasing address.

The decoder 340 firstly decodes the block code in row direction.

When a row is properly decoded, all erasing addresses in the erasing address table 320 corresponding to the row are eliminated. On the contrary,

when a row cannot properly be decoded, the error table 330 and a first determination principle are used to determine whether the erasing address

15 corresponding to the row is remained or not. Thus, it is further determined whether the decoder 340 can perform column decoding by using information provided by the erasing address or not. Next, the decoder 340

decodes the block code in column direction based on the updated erasing

20 address table 320. When a column is properly decoded, all erasing

addresses in the erasing address table 320 corresponding to the column are

eliminated. On the contrary, when a column cannot properly be decoded,

the error table 330 and a second determination principle are used to

determine whether an erasing address corresponding to the column is remained or not. Thus, it is further determined whether the decoders 340 can perform next row decoding by using information provided by the erasing address or not. As such, performance of the decoder 340 is
5 increased.

The first determination principle and the second determination principle are dependent on the iteration number (ITE variable) in addition to their decoding directions. Equation (3) represents the first determination principle for erasing address update on row decoding while equation (4)
10 represents the second determination principle for erasing address update on column decoding:

$$f(i, j) = u(g_i(e, f) - T_R), \quad (3)$$

$$f(i, j) = u(h_j(e, f) - T_C), \quad (4)$$

where i is row number, j is column number, both g_i and h_j vary with

15 iteration number, $u(x) = \begin{cases} 0 & x < 0 \\ 1 & x \geq 0 \end{cases}, \quad g_i(e, f) = 2e(i,:) + f(i,:),$

$$h_j(e, f) = 2e(:, j) + f(:, j), \quad e(i,:) = \sum_{j=1}^{182} \chi(e(i, j)), \quad f(i,:) = \sum_{j=1}^{182} f(i, j),$$

$$e(:, j) = \sum_{i=1}^{208} \chi(e(i, j)), \quad f(:, j) = \sum_{i=1}^{208} f(i, j), \quad \chi(x) = \begin{cases} 0 & x = 0 \\ 1 & x \neq 0 \end{cases}, \text{ and parameters}$$

T_R, T_C are a function of iteration number. Different T_R, T_C values will result in significant difference in performances on the same decoder .

20 Equation (3) means that all erasing addresses of the erasing address table

320 corresponding to a row not decoded properly are remained as $g_i(e, f) > T_R$. Equation (4) means that all erasing addresses of the erasing address table 320 corresponding to a column not decoded properly are remained as $h_j(e, f) > T_C$. As such, best performance sets of (T_R, T_C) for different 5 iteration numbers are listed in table 1:

	ITE=1	2	3	4	5
T_R	6	9	10	10	10
T_C	12	15	16	16	16

Table 1

FIGS. 4A and 4B illustrate a flowchart of a method for block code 10 error correction in accordance with the invention. As shown, a block code 311 is inputted in step S410. An erasing address table 320 corresponding to the block code 311 is initialized in step S411. An iteration number (ITE variable) is initialized in step S412. In step S413, the block code 311 is decoded in row direction based on the erasing address table 320 in order to 15 find data errors on rows and accordingly an error table 330 is updated corresponding to the block code 311 in step S414.

In steps S415~S421, the erasing address table 320 is updated in the row direction according to the aforementioned first determination principle $f(i, j) = u(g_i(e, f) - T_R)$, i.e., when $g_i(e, f)$ of i-th row is greater than T_R , all 20 erasing entities $f(i, j)$ of the erasing address table 320 corresponding to the i-th row are set as erasing addresses.

In step S422, the block code 311 is decoded in the column direction based on the erasing address table 320 in order to find data errors on columns and accordingly the error table 330 is updated. In steps S424~S430, the erasing address table 320 is updated according to the 5 aforementioned second determination principle $f(i, j) = u(h_j(e, f) - T_C)$; i.e., when $h_j(e, f)$ of j-th column is greater than T_C , all erasing entities $f(i, j)$ of the erasing address table 320 corresponding to the j-th column are set as erasing addresses.

In step S431, it determines whether the block code 311 after being 10 decoded still has error or not. If the decoded block code 311 has no error, a success message is generated in step S432. On the other hand, if the decoded block code 311 still has error, it further determines whether the ITE variable's value is greater than a specific value or not (step S433). If yes, a failure message is generated in step S435; otherwise the ITE variable is 15 increased by 1 (step S434) and then the process goes back to step S413.

In view of the foregoing, it is known that the inventive 20 determination principles for updating the erasing address table 320 can vary with decoding results of the decoder and increase of iteration number. Thus, compared to the prior decoder that applies iteration decoding only, the inventive method can obtain a better decoding performance with a less decoding number. In addition, the decoding result, i.e., decoding success or failure, can be determined in a less cycle number, which reduces memory access number. Therefore, power consumption of the decoder and related circuits is reduced.

Although the present invention has been explained in relation to its preferred embodiment, it is to be understood that many other possible modifications and variations can be made without departing from the spirit and scope of the invention as hereinafter claimed.